mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-02-24 03:04:16 -05:00
511484fa88
Wire up crc64_be_arch() and crc64_nvme_arch() for 64-bit RISC-V using crc-clmul-template.h. This greatly improves the performance of these CRCs on Zbc-capable CPUs in 64-bit kernels. These optimized CRC64 functions are not yet supported in 32-bit kernels, since crc-clmul-template.h assumes that the CRC fits in an unsigned long. That implementation limitation could be addressed, but it would add a fair bit of complexity, so it has been omitted for now. Tested-by: Björn Töpel <bjorn@rivosinc.com> Acked-by: Alexandre Ghiti <alexghiti@rivosinc.com> Link: https://lore.kernel.org/r/20250216225530.306980-5-ebiggers@kernel.org Signed-off-by: Eric Biggers <ebiggers@google.com>
27 lines
867 B
Makefile
27 lines
867 B
Makefile
# SPDX-License-Identifier: GPL-2.0-only
|
|
lib-y += delay.o
|
|
lib-y += memcpy.o
|
|
lib-y += memset.o
|
|
lib-y += memmove.o
|
|
ifeq ($(CONFIG_KASAN_GENERIC)$(CONFIG_KASAN_SW_TAGS),)
|
|
lib-y += strcmp.o
|
|
lib-y += strlen.o
|
|
lib-y += strncmp.o
|
|
endif
|
|
lib-y += csum.o
|
|
ifeq ($(CONFIG_MMU), y)
|
|
lib-$(CONFIG_RISCV_ISA_V) += uaccess_vector.o
|
|
endif
|
|
lib-$(CONFIG_MMU) += uaccess.o
|
|
lib-$(CONFIG_64BIT) += tishift.o
|
|
lib-$(CONFIG_RISCV_ISA_ZICBOZ) += clear_page.o
|
|
obj-$(CONFIG_CRC32_ARCH) += crc32-riscv.o
|
|
crc32-riscv-y := crc32.o crc32_msb.o crc32_lsb.o
|
|
obj-$(CONFIG_CRC64_ARCH) += crc64-riscv.o
|
|
crc64-riscv-y := crc64.o crc64_msb.o crc64_lsb.o
|
|
obj-$(CONFIG_CRC_T10DIF_ARCH) += crc-t10dif-riscv.o
|
|
crc-t10dif-riscv-y := crc-t10dif.o crc16_msb.o
|
|
obj-$(CONFIG_FUNCTION_ERROR_INJECTION) += error-inject.o
|
|
lib-$(CONFIG_RISCV_ISA_V) += xor.o
|
|
lib-$(CONFIG_RISCV_ISA_V) += riscv_v_helpers.o
|