Files
linux/drivers
Andrew Jeffery 801b787a69 clk: aspeed: Add RMII RCLK gates for both AST2500 MACs
RCLK is a fixed 50MHz clock derived from HPLL that is described by a
single gate for each MAC.

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Link: https://lkml.kernel.org/r/20191010020655.3776-3-andrew@aj.id.au
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2019-11-26 10:02:48 -08:00
..
2019-09-24 15:54:11 -07:00
2019-09-29 19:25:39 -07:00
2019-09-28 20:44:12 +02:00
2019-09-23 17:20:40 -04:00
2019-09-24 15:54:08 -07:00
2019-09-24 15:54:08 -07:00