Files
linux/include/linux
Linus Torvalds 7e21774db5 Merge tag 'clk-for-linus-3.14-part1' of git://git.linaro.org/people/mike.turquette/linux
Pull clk framework changes from Mike Turquette:
 "The first half of the clk framework pull request is made up almost
  entirely of new platform/driver support.  There are some conversions
  of existing drivers to the common-clock Device Tree binding, and a few
  non-critical fixes to the framework.

  Due to an entirely unnecessary cyclical dependency with the arm-soc
  tree this pull request is broken into two pieces.  The second piece
  will be sent out after arm-soc sends you the pull request that merged
  in core support for the HiSilicon 3620 platform.  That same pull
  request from arm-soc depends on this pull request to merge in those
  HiSilicon bits without causing build failures"

[ Just did the ARM SoC merges, so getting ready for the second clk tree
  pull request   - Linus ]

* tag 'clk-for-linus-3.14-part1' of git://git.linaro.org/people/mike.turquette/linux: (97 commits)
  devicetree: bindings: Document qcom,mmcc
  devicetree: bindings: Document qcom,gcc
  clk: qcom: Add support for MSM8660's global clock controller (GCC)
  clk: qcom: Add support for MSM8974's multimedia clock controller (MMCC)
  clk: qcom: Add support for MSM8974's global clock controller (GCC)
  clk: qcom: Add support for MSM8960's multimedia clock controller (MMCC)
  clk: qcom: Add support for MSM8960's global clock controller (GCC)
  clk: qcom: Add reset controller support
  clk: qcom: Add support for branches/gate clocks
  clk: qcom: Add support for root clock generators (RCGs)
  clk: qcom: Add support for phase locked loops (PLLs)
  clk: qcom: Add a regmap type clock struct
  clk: Add set_rate_and_parent() op
  reset: Silence warning in reset-controller.h
  clk: sirf: re-arch to make the codes support both prima2 and atlas6
  clk: composite: pass mux_hw into determine_rate
  clk: shmobile: Fix MSTP clock array initialization
  clk: shmobile: Fix MSTP clock index
  ARM: dts: Add clock provider specific properties to max77686 node
  clk: max77686: Register OF clock provider
  ...
2014-01-23 18:56:08 -08:00
..
2013-12-23 18:34:58 -08:00
2013-12-12 14:27:57 +01:00
2014-01-14 14:54:00 -05:00
2013-11-08 08:59:44 -07:00
2013-12-22 23:14:27 -08:00
2013-11-15 09:32:23 +09:00
2013-11-15 09:32:21 +09:00
2013-11-09 00:16:29 -05:00
2014-01-16 10:23:02 +10:30
2013-11-15 22:04:17 -05:00
2014-01-16 11:15:50 +01:00
2013-12-10 22:58:13 -08:00
2013-11-15 09:32:23 +09:00
2014-01-08 19:03:00 -02:00
2013-12-11 15:52:34 +01:00
2014-01-21 16:19:44 -08:00
2014-01-16 10:23:03 +10:30
2013-11-09 00:16:19 -05:00
2013-11-09 00:16:19 -05:00
2013-12-10 21:45:15 -05:00
2014-01-22 19:36:57 +01:00
2014-01-21 16:19:42 -08:00
2013-12-18 19:04:50 -08:00
2013-12-08 16:56:05 -08:00