Files
linux/Documentation
Icenowy Zheng a0b1910e85 dt: bindings: add pmu0 regs for USB PHYs on Allwinner H3/V3s/A64
Allwinner H3/V3s/A64 SoCs have a special USB PHY0 that can route to two
controllers: one is MUSB and the other is a EHCI/OHCI pair.

When it's routed to EHCI/OHCI pair, it will needs a "pmu0" regs to
tweak, like other EHCI/OHCI pairs in Allwinner SoCs.

Add this to the binding of USB PHYs on Allwinner H3/V3s/A64.

Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
Acked-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
2017-04-10 16:42:57 +05:30
..
2017-01-20 21:31:34 +01:00
2017-02-15 13:23:49 +08:00
2017-02-15 15:09:13 -07:00
2017-01-31 15:43:05 +01:00
2017-02-13 09:17:54 -08:00
2017-02-10 11:15:08 +01:00
2016-06-30 13:07:33 -06:00
2017-02-12 15:20:07 -07:00
2016-06-07 22:57:10 +02:00
2016-05-17 14:48:04 +02:00