Files
linux/drivers/gpu/drm
Matt Roper 71cd86cfaa drm/i915/tgl: Use refclk/2 as bypass frequency
Unlike gen11, which always ran at 50MHz when the cdclk PLL was disabled,
TGL runs at refclk/2.  The 50MHz croclk/2 is only used by hardware
during some power state transitions.

Bspec: 49201
Cc: José Roberto de Souza <jose.souza@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190905181337.23727-1-matthew.d.roper@intel.com
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
2019-09-06 08:42:13 -07:00
..
2019-08-14 18:31:15 +02:00
2019-08-14 18:31:10 +02:00
2019-08-06 08:21:53 +02:00
2019-08-06 09:20:58 +02:00
2019-06-19 12:07:29 +02:00
2019-08-14 18:30:52 +02:00
2019-07-17 12:52:55 +02:00
2019-06-25 00:10:24 +02:00
2019-06-30 09:48:05 +02:00
2019-08-09 09:15:05 +02:00
2019-07-17 12:52:55 +02:00
2019-06-05 20:31:04 +02:00
2019-07-15 18:11:31 +02:00
2019-06-05 20:29:57 +02:00
2019-07-17 12:52:55 +02:00
2019-08-14 18:31:04 +02:00
2019-07-15 18:11:30 +02:00
2019-07-17 12:52:55 +02:00
2019-07-25 17:35:20 +02:00
2019-07-15 18:11:30 +02:00
2019-07-22 21:24:10 +02:00
2019-05-27 18:07:03 +02:00
2019-05-27 18:07:03 +02:00
2019-05-27 18:07:03 +02:00
2019-07-22 21:24:10 +02:00
2019-05-27 18:07:03 +02:00
2019-05-27 18:07:03 +02:00
2019-05-27 18:07:03 +02:00
2019-07-22 21:24:10 +02:00
2019-07-22 21:24:10 +02:00
2019-05-27 18:07:03 +02:00
2019-06-19 12:07:29 +02:00
2019-07-25 10:45:07 +02:00
2019-05-27 18:07:03 +02:00
2019-05-27 18:07:03 +02:00
2019-05-27 18:07:03 +02:00
2019-07-31 15:17:03 +02:00