Files
linux/drivers/net/ethernet/intel/ice
Arkadiusz Kubalewski d7999f5ea6 ice: implement dpll interface to control cgu
Control over clock generation unit is required for further development
of Synchronous Ethernet feature. Interface provides ability to obtain
current state of a dpll, its sources and outputs which are pins, and
allows their configuration.

Co-developed-by: Milena Olech <milena.olech@intel.com>
Signed-off-by: Milena Olech <milena.olech@intel.com>
Co-developed-by: Michal Michalik <michal.michalik@intel.com>
Signed-off-by: Michal Michalik <michal.michalik@intel.com>
Signed-off-by: Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>
Signed-off-by: Vadim Fedorenko <vadim.fedorenko@linux.dev>
Signed-off-by: Jiri Pirko <jiri@nvidia.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2023-09-17 11:50:20 +01:00
..
2023-03-07 13:02:01 -08:00
2023-01-19 08:18:03 -08:00
2023-01-19 08:18:03 -08:00
2022-02-09 09:24:45 -08:00
2023-01-19 08:18:03 -08:00
2023-08-17 10:43:06 -07:00
2023-08-07 13:01:29 -07:00
2023-03-28 09:42:05 -07:00
2023-07-19 09:56:50 -07:00