Files
linux/drivers
Mugunthan V N 6d3d76f877 drivers: net: cpsw: fix cpsw clock gating issue across suspend/resume
Due to some hardware integration issue, CPSW sliver modules requires a
reset across suspend/resume cycle for a successful clock gating to
CPGMAC (CPSW and Davinci MDIO) in AM335x PG1.0.
This issue is fixed in PG2.x, though to support suspend/resume on PG1.0
this reset is required.

Signed-off-by: Mugunthan V N <mugunthanvnm@ti.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2013-06-19 18:33:58 -07:00
..
2013-05-17 14:31:05 -04:00
2013-05-30 18:27:24 -07:00
2013-04-26 22:30:25 +02:00
2013-05-20 13:38:14 -07:00
2013-05-15 10:58:22 -07:00
2013-06-13 22:12:14 +01:00
2013-06-11 16:18:05 -07:00
2013-06-05 08:54:16 -06:00
2013-06-11 02:46:21 -07:00