Files
linux/arch/arm64/kernel
Hanjun Guo 0ecc471a2c arm64: kpti: Whitelist HiSilicon Taishan v110 CPUs
HiSilicon Taishan v110 CPUs didn't implement CSV3 field of the
ID_AA64PFR0_EL1 and are not susceptible to Meltdown, so whitelist
the MIDR in kpti_safe_list[] table.

Signed-off-by: Hanjun Guo <hanjun.guo@linaro.org>
Reviewed-by: John Garry <john.garry@huawei.com>
Reviewed-by: Zhangshaokun <zhangshaokun@hisilicon.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2019-03-19 14:55:10 +00:00
..
2018-07-18 01:18:05 +09:00
2018-10-31 08:54:16 -07:00
2018-11-02 17:24:17 +00:00
2019-02-26 16:57:59 +00:00
2019-02-06 10:05:18 +00:00
2018-07-12 14:49:48 +01:00
2018-07-12 14:49:48 +01:00
2019-02-06 10:05:22 +00:00
2017-08-09 12:16:28 +01:00