Files
linux/arch/arm/boot/dts
Caesar Wang 3d4267a5a3 arm: dts: rockchip: add reset node for the exist saradc SoCs
SARADC controller needs to be reset before programming it, otherwise
it will not function properly.

Signed-off-by: Caesar Wang <wxt@rock-chips.com>
Acked-by: Heiko Stuebner <heiko@sntech.de>
Cc: <Stable@vger.kernel.org>
Signed-off-by: Jonathan Cameron <jic23@kernel.org>
2016-08-23 19:08:29 +01:00
..
2015-01-15 15:32:30 +01:00
2015-12-15 17:46:16 +01:00
2014-09-16 10:25:51 +08:00
2016-06-06 16:24:27 +08:00
2016-04-15 22:35:45 +08:00
2014-11-18 16:36:14 +01:00
2016-04-26 12:50:45 +02:00
2015-03-30 13:18:23 +02:00
2014-07-29 23:50:53 -07:00
2016-06-29 14:28:27 +02:00
2016-06-29 14:28:42 +02:00
2016-06-24 11:04:35 +09:00
2014-11-16 15:12:04 -08:00
2014-11-16 15:12:04 -08:00
2014-11-16 15:12:04 -08:00
2014-11-16 15:12:04 -08:00
2014-11-16 15:12:04 -08:00
2016-07-04 21:18:11 +02:00
2016-04-26 10:24:58 -07:00