Files
linux/Documentation
Martin Blumenstingl be215b9270 dt-bindings: timer: meson6_timer: document the clock inputs
The Meson Timer IP has two clock inputs:
- pclk which is used as "system clock" timebase of Timer E
- xtal which is used for the 1us, 10us, 100us and 1ms timebases of Timer
  A, B, C, D and E

The IP block has four internal dividers (XTAL is running at 24MHz):
- "xtal div 24" for 1us resolution
- "xtal div 240" for 10us resolution
- "xtal div 2400" for 100us resolution
- "xtal div 24000" for 1ms resolution

Suggested-by: Jianxin Pan <jianxin.pan@amlogic.com>
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>
2018-11-14 17:20:11 -08:00
..
2018-10-26 16:26:32 -07:00
2018-03-06 17:26:15 +01:00
2018-03-26 12:13:21 -04:00
2017-05-16 08:44:18 -03:00
2017-12-16 22:37:12 -08:00
2017-08-19 11:02:53 -07:00
2017-07-14 13:51:34 -06:00
2017-07-14 13:51:42 -06:00
2017-07-14 13:51:43 -06:00
2017-07-14 13:51:43 -06:00
2017-07-14 13:51:45 -06:00
2017-07-14 13:51:45 -06:00
2017-07-14 13:51:46 -06:00
2017-07-14 13:57:58 -06:00
2017-07-14 13:57:59 -06:00
2017-07-06 08:23:30 +02:00
2017-07-14 13:58:04 -06:00
2017-07-14 13:58:14 -06:00
2018-05-08 09:16:41 -06:00
2017-07-14 13:58:11 -06:00