Files
linux/drivers
Alex Deucher 41212e2fe7 drm/amdgpu: Fix PCIe lane width calculation
The calculation of the lane widths via ATOM_PPLIB_PCIE_LINK_WIDTH_MASK and
ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT macros did not increment the resulting
value, per the comment in pptable.h ("lanes - 1"), and per usage elsewhere.
Port of the radeon fix to amdgpu.

Acked-by: Christian König <christian.koenig@amd.com>
Acked-by: Chunming Zhou <david1.zhou@amd.com>
Bug: https://bugs.freedesktop.org/show_bug.cgi?id=102553
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
2018-04-03 13:08:46 -05:00
..
2018-03-02 10:44:44 +01:00
2018-03-14 15:39:33 -04:00
2018-03-05 07:57:41 -05:00
2018-03-21 11:10:20 +01:00
2018-03-08 10:39:58 -07:00
2018-01-02 14:46:35 +01:00
2018-03-12 15:11:59 +05:30
2017-12-18 16:47:27 +01:00
2017-12-19 10:56:53 +01:00
2018-01-22 16:45:26 +01:00
2018-03-25 07:04:00 -10:00
2018-01-09 16:15:20 +01:00