Files
linux/drivers/clk
Gabe Black 2ec35fd503 clk: tegra: Fix PLLP rate table
This table had settings for 216MHz, but PLLP is (and is supposed to be)
configured at 408MHz.  If that table is used and PLLP_BASE_OVRRIDE is
not set, the kernel will panic in clk_pll_recalc_rate().

Signed-off-by: Gabe Black <gabeblack@google.com>
Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
2014-02-17 16:18:02 +02:00
..
2014-01-17 13:39:42 -08:00
2013-12-19 11:45:17 -08:00
2014-02-17 16:18:02 +02:00
2014-01-17 12:35:52 -08:00
2013-12-19 17:47:33 -08:00
2013-03-19 17:20:30 -07:00
2013-11-04 12:23:18 -08:00
2012-08-31 11:05:18 -07:00
2013-05-31 12:07:45 -07:00
2014-01-27 11:43:19 -08:00