mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-01-05 07:10:35 -05:00
cabff60ca7
Add StarFive Starlink cache management driver. The driver enables RISC-V non-standard cache operation on SoC that does not support Zicbom extension instructions. Signed-off-by: Joshua Yeong <joshua.yeong@starfivetech.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
27 lines
712 B
Plaintext
27 lines
712 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
menu "Cache Drivers"
|
|
|
|
config AX45MP_L2_CACHE
|
|
bool "Andes Technology AX45MP L2 Cache controller"
|
|
depends on RISCV
|
|
select RISCV_NONSTANDARD_CACHE_OPS
|
|
help
|
|
Support for the L2 cache controller on Andes Technology AX45MP platforms.
|
|
|
|
config SIFIVE_CCACHE
|
|
bool "Sifive Composable Cache controller"
|
|
depends on ARCH_SIFIVE || ARCH_STARFIVE
|
|
help
|
|
Support for the composable cache controller on SiFive platforms.
|
|
|
|
config STARFIVE_STARLINK_CACHE
|
|
bool "StarFive StarLink Cache controller"
|
|
depends on RISCV
|
|
depends on ARCH_STARFIVE
|
|
select RISCV_DMA_NONCOHERENT
|
|
select RISCV_NONSTANDARD_CACHE_OPS
|
|
help
|
|
Support for the StarLink cache controller IP from StarFive.
|
|
|
|
endmenu
|