Files
linux/drivers
Likun Gao 25fc05648f drm/amdgpu/mes: correct register offset for sienna_cichlid
Correct CP_MES_IC_OP_CNTL register address for sienna_cichlid on mes v10.1.

Signed-off-by: Likun Gao <Likun.Gao@amd.com>
Reviewed-by: Jack Xiao <Jack.Xiao@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2020-07-01 01:59:09 -04:00
..
2020-03-23 07:59:38 +01:00
2020-04-10 11:32:22 +02:00
2020-03-09 11:12:19 +01:00
2020-04-04 18:07:59 -07:00
2020-04-16 13:52:31 -07:00
2020-03-19 23:04:32 -05:00
2020-04-10 15:36:21 -07:00
2020-03-23 08:04:08 +01:00
2020-04-02 10:41:40 -04:00
2020-04-02 10:41:40 -04:00
2020-03-19 07:41:03 +01:00