Antoniu Miclaus 69ca4df349
iio: adc: ad4080: prepare driver for multi-part support ...
Refactor the ad4080 driver to support multiple ADC variants with
different resolution bits and LVDS CNV clock count maximums.
Changes:
- Add lvds_cnv_clk_cnt_max field to chip_info structure
- Create AD4080_CHANNEL_DEFINE macro for variable resolution/storage bits
- Make LVDS CNV clock count configurable per chip variant
- Use chip_info->product_id for chip identification comparison
This prepares the infrastructure for adding support for additional
ADC parts with different specifications while maintaining backward
compatibility with existing AD4080 functionality.
Reviewed-by: Nuno Sá <nuno.sa@analog.com >
Signed-off-by: Antoniu Miclaus <antoniu.miclaus@analog.com >
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com >
2025-10-19 11:59:21 +01:00
2025-09-25 09:14:45 +03:00
2025-10-07 09:45:07 -07:00
2025-09-19 09:40:46 +02:00
2025-10-02 18:18:33 -07:00
2025-10-07 09:39:51 -07:00
2025-10-10 10:37:13 -07:00
2025-09-27 11:37:02 -04:00
2025-10-04 16:26:32 -07:00
2025-10-04 16:26:32 -07:00
2025-10-10 08:21:45 +03:00
2025-10-07 09:28:37 -07:00
2025-10-07 08:40:15 -07:00
2025-10-01 13:59:28 +02:00
2025-09-20 13:08:54 +02:00
2025-10-08 09:38:31 -07:00
2025-09-18 14:34:51 -07:00
2025-09-26 15:10:59 -07:00
2025-10-06 10:37:06 -07:00
2025-09-29 18:57:41 -07:00
2025-09-30 11:41:03 -07:00
2025-10-01 12:52:43 -07:00
2025-10-05 12:08:14 -07:00
2025-09-22 10:33:10 -03:00
2025-10-10 09:37:19 +02:00
2025-10-10 14:02:14 -07:00
2025-10-07 08:40:15 -07:00
2025-10-01 00:00:45 +00:00
2025-10-01 11:34:12 -07:00
2025-10-04 16:26:32 -07:00
2025-10-11 23:57:33 +02:00
2025-09-29 00:17:22 +02:00
2025-10-19 11:59:21 +01:00
2025-10-03 18:35:22 -07:00
2025-10-08 09:44:38 -07:00
2025-10-03 18:18:48 -07:00
2025-10-07 10:23:22 +02:00
2025-09-16 16:49:28 +01:00
2025-10-08 11:44:21 -07:00
2025-10-03 18:48:02 -07:00
2025-10-04 16:07:08 -07:00
2025-10-02 18:18:33 -07:00
2025-10-01 17:32:51 -07:00
2025-10-11 11:19:16 -07:00
2025-10-02 18:18:33 -07:00
2025-10-04 15:50:37 -07:00
2025-10-09 11:13:08 -07:00
2025-09-22 09:35:21 -04:00
2025-10-06 11:17:18 -07:00
2025-10-02 10:16:56 -07:00
2025-10-07 12:13:26 -07:00
2025-10-10 13:05:40 -07:00
2025-10-08 18:51:00 -07:00
2025-10-07 08:59:25 -07:00
2025-10-06 10:34:22 -07:00
2025-10-06 10:41:03 -07:00
2025-10-04 15:28:18 -07:00
2025-10-01 17:32:51 -07:00
2025-10-01 13:02:59 -07:00
2025-10-01 10:14:49 +02:00
2025-10-01 11:34:12 -07:00
2025-10-01 12:04:12 -07:00
2025-10-04 15:45:17 -07:00
2025-10-01 17:32:51 -07:00
2025-09-20 21:29:48 -05:00
2025-10-11 11:56:47 -07:00
2025-10-09 10:51:43 -07:00
2025-10-11 11:49:00 -07:00
2025-10-05 10:09:55 -07:00
2025-10-06 10:32:22 -07:00
2025-10-01 17:32:51 -07:00
2025-10-19 11:59:18 +01:00
2025-10-11 11:49:00 -07:00
2025-10-01 17:32:51 -07:00
2025-10-02 10:41:58 +02:00
2025-09-23 17:16:38 +02:00
2025-10-07 11:36:01 -07:00
2025-10-11 11:49:00 -07:00
2025-10-07 08:40:15 -07:00
2025-10-04 16:07:08 -07:00
2025-10-01 07:24:55 -04:00
2025-10-06 11:22:48 -06:00
2025-10-01 07:24:43 -04:00
2025-10-10 09:36:23 -07:00
2025-09-29 18:48:39 -07:00
2025-10-04 08:48:16 -07:00
2025-10-06 11:00:30 -07:00
2025-10-03 17:41:12 -07:00
2025-10-07 08:40:15 -07:00
69ca4df349