mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-08-29 16:18:09 -04:00
1814159b0d
Add support for the Trace Hub in Nova Lake-P/H/S and PCH. Signed-off-by: Pawel Chmielewski <pawel.chmielewski@linux.intel.com> Reviewed-by: Alan Borzeszkowski <alan.borzeszkowski@linux.intel.com> Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Alexander Shishkin <alexander.shishkin@linux.intel.com> Link: https://patch.msgid.link/20260116175250.821002-3-alexander.shishkin@linux.intel.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
61 lines
2.3 KiB
C
61 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Intel(R) Trace Hub driver debugging
|
|
*
|
|
* Copyright (C) 2025 Intel Corporation.
|
|
*/
|
|
|
|
#ifndef __INTEL_TH_PCI_IDS_H__
|
|
#define __INTEL_TH_PCI_IDS_H__
|
|
|
|
#define PCI_DEVICE_ID_INTEL_NPK_CML 0x02a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_CML_PCH 0x06a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_GNR 0x0963
|
|
#define PCI_DEVICE_ID_INTEL_NPK_BXT 0x0a80
|
|
#define PCI_DEVICE_ID_INTEL_NPK_CDF 0x18e1
|
|
#define PCI_DEVICE_ID_INTEL_NPK_DNV 0x19e1
|
|
#define PCI_DEVICE_ID_INTEL_NPK_BXT_B 0x1a8e
|
|
#define PCI_DEVICE_ID_INTEL_NPK_EBG 0x1bcc
|
|
#define PCI_DEVICE_ID_INTEL_NPK_GLK 0x318e
|
|
#define PCI_DEVICE_ID_INTEL_NPK_GNR_SOC 0x3256
|
|
#define PCI_DEVICE_ID_INTEL_NPK_SPR 0x3456
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ICL_PCH 0x34a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_TGL_PCH_H 0x43a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_EHL_CPU 0x4529
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ICL_NNPI 0x45c5
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ADL_CPU 0x466f
|
|
#define PCI_DEVICE_ID_INTEL_NPK_EHL 0x4b26
|
|
#define PCI_DEVICE_ID_INTEL_NPK_RKL 0x4c19
|
|
#define PCI_DEVICE_ID_INTEL_NPK_JSL_PCH 0x4da6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_JSL_CPU 0x4e29
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ADL_P 0x51a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ADL_M 0x54a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_APL 0x5a8e
|
|
#define PCI_DEVICE_ID_INTEL_NPK_NVL_PCH 0x6e26
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ARL 0x7724
|
|
#define PCI_DEVICE_ID_INTEL_NPK_RPL_S 0x7a26
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ADL 0x7aa6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_MTL_P 0x7e24
|
|
#define PCI_DEVICE_ID_INTEL_NPK_MTL_S 0x7f26
|
|
#define PCI_DEVICE_ID_INTEL_NPK_ICL_CPU 0x8a29
|
|
#define PCI_DEVICE_ID_INTEL_NPK_TGL_CPU 0x9a33
|
|
#define PCI_DEVICE_ID_INTEL_NPK_0 0x9d26
|
|
#define PCI_DEVICE_ID_INTEL_NPK_CNL_LP 0x9da6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_TGL_PCH 0xa0a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_1 0xa126
|
|
#define PCI_DEVICE_ID_INTEL_NPK_LBG_PCH 0xa1a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_LBG_PCH_2 0xa226
|
|
#define PCI_DEVICE_ID_INTEL_NPK_KBL_PCH 0xa2a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_CNL_H 0xa326
|
|
#define PCI_DEVICE_ID_INTEL_NPK_CML_PCH_V 0xa3a6
|
|
#define PCI_DEVICE_ID_INTEL_NPK_RPL_S_CPU 0xa76f
|
|
#define PCI_DEVICE_ID_INTEL_NPK_LNL 0xa824
|
|
#define PCI_DEVICE_ID_INTEL_NPK_MTL_S_CPU 0xae24
|
|
#define PCI_DEVICE_ID_INTEL_NPK_NVL_P 0xd224
|
|
#define PCI_DEVICE_ID_INTEL_NPK_NVL_H 0xd324
|
|
#define PCI_DEVICE_ID_INTEL_NPK_NVL_S 0xd424
|
|
#define PCI_DEVICE_ID_INTEL_NPK_PTL_H 0xe324
|
|
#define PCI_DEVICE_ID_INTEL_NPK_PTL_PU 0xe424
|
|
|
|
#endif /* __INTEL_TH_PCI_IDS_H__ */
|