Files
linux/drivers
Thierry Reding 0d0d498265 drm/nouveau/ltc/gp10b: Add custom L2 cache implementation
There are extra registers that need to be programmed to make the level 2
cache work on GP10B, such as the stream ID register that is used when an
SMMU is used to translate memory addresses.

Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
2020-01-15 10:49:59 +10:00
..
2019-11-22 11:16:26 +05:30
2019-12-10 23:15:09 +01:00
2019-11-03 19:54:53 +01:00
2019-12-09 10:36:44 -08:00
2019-12-09 10:36:44 -08:00
2019-11-22 19:56:35 +00:00
2019-12-09 10:36:44 -08:00
2019-11-14 13:06:33 +08:00