Files
linux/drivers/gpio
John Crispin c9e854cf94 GPIO: MIPS: lantiq: fix overflow inside stp-xway driver
The driver was using a 16 bit field for storing the shadow value of the shift
register cascade. This resulted in only the first 2 shift registeres receiving
the correct data. The third shift register would always receive 0x00.

Fix this by using a 32bit field for the shadow value.

Signed-off-by: John Crispin <blogic@openwrt.org>
Cc: linux-kernel@vger.kernel.org
2012-09-13 10:31:00 +02:00
..
2012-07-05 14:49:13 +02:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2012-08-05 00:33:48 +02:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00
2011-06-06 10:10:11 -06:00