Nikhil Devshatwar 07e72eb072
[media] media: ti-vpe: vpdma: Use bidirectional cached buffers ...
VPDMA buffer will be used by CPU as well as by the VPDMA.
CPU will write/update the VPDMA descriptors containing data
about the video buffer DMA addresses.
VPDMA will write the "write descriptor" containing the
data about the DMA operation.
When mapping/unmapping the buffer, driver has to take care of
WriteBack and invalidation of the cache so that all the
coherency is maintained from both directions.
Use DMA_BIDIRECTIONAL to maintain coherency between CPU and VPDMA.
Signed-off-by: Nikhil Devshatwar <nikhil.nd@ti.com >
Signed-off-by: Benoit Parrot <bparrot@ti.com >
Signed-off-by: Hans Verkuil <hans.verkuil@cisco.com >
Signed-off-by: Mauro Carvalho Chehab <mchehab@s-opensource.com >
2016-11-22 08:07:53 -02:00
2016-11-14 20:56:17 +01:00
2016-10-24 19:37:48 +02:00
2016-10-25 11:43:07 -04:00
2016-10-06 17:03:41 +02:00
2016-11-13 10:22:07 -08:00
2016-11-12 08:27:07 -07:00
2016-10-20 10:14:49 +02:00
2016-10-17 13:46:09 -07:00
2016-11-17 16:31:09 -08:00
2016-11-01 17:41:20 -07:00
2016-10-20 21:58:58 +02:00
2016-10-29 01:29:17 +02:00
2016-10-15 09:26:12 -07:00
2016-11-17 22:14:21 +08:00
2016-10-27 17:04:05 -07:00
2016-10-11 00:01:20 +02:00
2016-11-17 16:09:23 +05:30
2016-10-11 18:12:22 -07:00
2016-10-04 12:06:26 -07:00
2016-10-26 16:04:29 +09:00
2016-11-03 14:46:39 +01:00
2016-10-19 14:49:44 +02:00
2016-11-16 20:46:32 +01:00
2016-11-18 10:33:28 +10:00
2016-11-05 16:56:09 +01:00
2016-11-01 09:07:13 -06:00
2016-10-24 06:05:13 -07:00
2016-11-19 21:49:29 +01:00
2016-10-07 18:46:30 -07:00
2016-11-13 10:08:32 +01:00
2016-11-17 13:53:02 -08:00
2016-11-05 11:26:11 -07:00
2016-11-08 15:08:26 +01:00
2016-10-27 18:43:43 -07:00
2016-10-21 21:40:29 +02:00
2016-10-07 14:42:05 -07:00
2016-11-14 22:07:38 +01:00
2016-09-27 12:33:47 +02:00
2016-11-05 11:34:07 -07:00
2016-11-22 08:07:53 -02:00
2016-10-07 21:23:40 -07:00
2016-10-17 15:43:05 +02:00
2016-11-16 09:50:41 +00:00
2016-10-31 10:25:22 -06:00
2016-11-07 13:30:08 +01:00
2016-11-05 10:52:29 -07:00
2016-11-14 16:45:16 -05:00
2016-10-31 10:25:22 -06:00
2016-11-13 16:48:30 -05:00
2016-10-27 16:16:21 -07:00
2016-11-16 12:39:57 -07:00
2016-10-07 21:23:40 -07:00
2016-11-11 08:12:37 -08:00
2016-10-10 20:16:43 -07:00
2016-11-14 08:39:56 -08:00
2016-11-11 08:45:08 -08:00
2016-10-17 15:50:07 +01:00
2016-11-05 13:45:02 +05:30
2016-11-07 10:31:33 +01:00
2016-11-11 17:02:01 -08:00
2016-10-06 18:21:15 -07:00
2016-10-11 15:06:32 -07:00
2016-10-13 10:20:06 -04:00
2016-10-19 08:11:43 -07:00
2016-10-28 18:22:40 +01:00
2016-10-06 17:03:49 -07:00
2016-10-22 18:31:42 +09:00
2016-11-04 23:11:39 +01:00
2016-10-27 14:16:30 -07:00
2016-11-13 10:07:08 -08:00
2016-10-14 11:07:42 -07:00
2016-10-29 12:51:55 -06:00
2016-09-27 12:43:34 +02:00
2016-11-22 06:11:46 -02:00
2016-10-21 01:19:44 -07:00
2016-10-20 14:15:44 +08:00
2016-10-28 08:13:07 -04:00
2016-11-10 13:12:59 +01:00
2016-11-01 09:04:04 -06:00
2016-10-26 13:49:29 -06:00
2016-11-03 12:20:14 +02:00
2016-10-19 08:11:43 -07:00
2016-10-31 00:40:08 +02:00
2016-10-28 08:25:18 -04:00
2016-10-21 22:24:23 +02:00
2016-10-24 19:52:24 -07:00
2016-10-23 15:56:23 -07:00
07e72eb072